MIPS simulator

This simulator builds and runs a 5-stage pipelined MIPS processor that executes assembly programs written in the MIPS instruction set.

Each file is labeled to simulate a specific part of the MIPS architecture pipeline, from Load/Store, Execution/Memory, Memory Forwarding, WriteBack, and Instruction Fetch and Decode.

Link to art portfolio Github